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Abstract. NoC-speciﬁc parameters feature a huge impact on
performance and implementation costs of NoC. Hence, per-
formance and cost evaluation of these parameter-dependent
NoC is crucial in different design-stages but the requirements
on performance analysis differ from stage to stage. In an
early design-stage an analysis technique featuring reduced
complexity and limited accuracy can be applied, whereas in
subsequent design-stages more accurate techniques are re-
quired.
In this work several performance analysis techniques at
different levels of abstraction are presented and quantita-
tively compared. These techniques include a static perfor-
mance analysis using timing-models, a Colored Petri Net-
based approach, VHDL- and SystemC-based simulators and
an FPGA-based emulator. Conducting NoC-experiments
withNoC-sizesfrom9to36functionalunitsandvarioustraf-
ﬁc patterns, characteristics of these experiments concerning
accuracy, complexity and effort are derived.
The performance analysis techniques discussed here are
quantitatively evaluated and ﬁnally assigned to the appropri-
ate design-stages in an automated NoC-design-ﬂow.
1 Introduction
Due to advances in VLSI-technology chip complexity in-
creases, leading to the implementation of Systems-on-Chip
(SoC) that include several functional units (e.g. processor
cores, memories and embedded FPGAs) on a single chip.
With further technology improvements the number of com-
ponents in a SoC grows continuously (Blume et al., 2005).
One key problem concerning SoC is the communication
among the functional units of a SoC. Applications mapped
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to a SoC often come with complex communication demands:
communication should feature low latency as well as a high
throughput rate with a guaranteed quality of service (An-
giolini et al., 2006). It should be ﬂexible to map differ-
ent applications to a SoC. Furthermore, the communication
should cause minimal costs in terms of area and power dis-
sipation. For compatibility to future SoC with even more
functional units the communication architecture should be
scalable (Wielage and Goossens, 2002).
Classic communication architectures like busses or point-
to-point connections can not fulﬁll these requirements (Bain-
bridge and Furber, 2002). An often mentioned communi-
cation architecture which might solve these problems are
so-called Networks-on-Chip (NoC) (Benini and De Micheli,
2002). These NoC are derived from computer networks and
adapted to the needs of SoC. First prototypes and even prod-
ucts featuring NoC have been recently published (Vangal et
al., 2007; Tilera Corporation, 2007).
The performance and costs caused by these NoC strongly
depend on NoC-speciﬁc parameters like topology, data word
length, routing algorithm and many more (Bjerregaard and
Mahadevan, 2006). This multitude of parameters creates a
large design space associated with NoC. Finding a suitable
setupforeachapplicationthusrequirestoolsforefﬁcientper-
formance analysis to evaluate the NoC in different stages of
the design ﬂow.
In this work several static and dynamic performance anal-
ysis techniques are quantitatively compared concerning
– simulation/emulation speed,
– monitoring options
– related modeling/analysis effort and
– accuracy
in various experimental setups differing for example in NoC
size or trafﬁc pattern.
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The static performance analysis is based on timing mod-
els, the NoC-parameters chosen and the trafﬁc-patterns (see
Sect. 3). The dynamic performance analysis techniques eval-
uated here are
– a VHDL-Simulator,
– a SystemC-Simulator,
– a Colored Petri Net-based simulation and
– a FPGA-based emulation.
Each of these techniques was ﬁrst evaluated and then as-
signed to an appropriate design stage of a design ﬂow for
NoC.
2 Modular and generic NoC
The modular and generic NoC framework which was in-
troduced in Neuenhahn et al. (2006) consists of three
basic building blocks: Network Interface (NI), Routing
Switch (RS) and Link. The Network Interface is the gate-
way between NoC and a functional unit, the Routing Switch
routes data through the NoC and the link represents the con-
nections between these building blocks (see Fig. 1). The ar-
rangement of these blocks is deﬁned by the NoC-parameter
topology. The options of possible topologies range from
classic topologies like mesh, torus or star topologies to ap-
plication speciﬁc hierarchical topologies.
Each NoC component (NI, RS, Link) consists of different
modules which can be implemented to provide the desired
functionality. The modules for error-correction and – detec-
tion in NI and RS for example can be implemented using
no coding, parity code or Huffman-codes (Neuenhahn et al.,
2007).
3 Trafﬁc-patterns
A reliable performance analysis of a NoC can only be per-
formed for given communication demands of an application.
These communication demands are usually given as trafﬁc-
patterns that can be distinguished into synthetic and applica-
tion speciﬁc ones.
3.1 Synthetic trafﬁc-patterns
Using synthetic trafﬁc-patterns, the performance of NoC can
be compared, as these trafﬁc-patterns are representative for a
certain application class.
These trafﬁc-patterns are deﬁned by the requested load of
the NoC, the size of data blocks transferred over the network
and the way trafﬁc-source and trafﬁc destination are chosen.
For thelast parameterdifferent patternsare proposed like e.g.
random trafﬁc (Duato et al., 2003).
Fig. 1. Network-on-Chip.
3.2 Application speciﬁc trafﬁc-patterns
The communication demands of an application can be mod-
eled using a task graph (Dick et al., 1998). This graph con-
sists of nodes representing certain tasks and directed edges,
connecting these nodes. The weights of the edges represent
an amount of data, which has to be transferred from one node
to another. The weights of the nodes represent computation
time. The task graph is restarted after a deﬁned period of
time, called hyper period.
4 Static performance analysis
During a static performance analysis trafﬁc-patterns are
mapped onto a NoC. Using this mapping, the expected loads
on certain NoC-components are calculated. Dynamic effects,
like e.g. already used links and/or repeated connection estab-
lishment due to blocked links can not be considered.
5 Dynamic performance analysis
5.1 FPGA-based NoC-emulator
The FPGA-based NoC-Emulator emulates a NoC on an
FPGA (Neuenhahn, 2007). As even modern FPGAs lack the
capacity to emulate a complex large SoC the functional units
are replaced with abstract data sources and sinks.
The FPGA-based generic emulation environment consists
of an FPGA and a PC. The PC is used to synthesize the
FPGA-conﬁguration, initiate experiments and evaluate the
experiment results. The FPGA contains the NoC to be emu-
lated (see Sect. 2), trafﬁc-sources and -sinks which emulate
functional units of a SoC and a soft-core processor (Nios II,
Altera Corporation, 2007) which is used to control the data-
sources and evaluate the raw results generated by the data-
sinks.
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5.2 SystemC-based NoC-simulator
Using a SystemC based simulation represents one possible
alternative for performance analysis. SystemC is a C++ class
library, which combines hardware description languages like
VHDL or Verilog-HDL and object-oriented programming
languages like C++ (IEEE, 2006). In addition, the open
source SystemC library provides simulation capabilities.
Many SystemC-based simulators have been presented at
different levels of abstraction. In this work a cycle-accurate
NoC simulator was used. The structure of this simulator
resembles that of the FPGA-based emulator presented in
Sect. 5.1. It consists of a SystemC description of the NoC
and a SystemC-model of data sources and sinks, which are
controlled by the same C++-code as used in the FPGA-based
emulator.
5.3 Simulator using colored petri nets
Another possibility to model and analyze NoC performance
is simulation based on a Colored Petri Net (CPN) model.
Petri Nets (Petri, 1962; Girault and Valk, 2004) provide a
graphical modeling formalism based on automata theory and
ﬁnd widespread use in different ﬁelds of engineering (Doto-
lia and Fanti, 2006; Shang et al., 2004). Petri Nets feature
two basic components: places and transitions. Places are re-
lated to states in an automata graph and can be marked with
an arbitrary number of tokens. Transitions are connected to
places as input and output and can remove and generate to-
kens in these places. By allowing several places to be marked
at the same time, Petri Nets facilitate modeling of concurrent
processes.
Modeling with Colored Petri Nets (CPN) (Jensen, 1980)
is a further expansion of these possibilities, especially by in-
clusion of data structures into tokens.
For design space exploration purposes a library of CPN
models of NoC components was compiled (Schleifer, 2008).
As only trafﬁc generation is relevant for NoC performance
modeling, clients are replaced by simple data sources and
sinks that generate trafﬁc either according to a random dis-
tribution or a task graph. Messages passing through the net-
work are modeled as tokens containing the appropriate con-
trol data. Each component of the NoC is modeled in a mod-
ular fashion. It is thus possible to exchange modules such as
the router or trafﬁc generator without further changes to the
model.
5.4 VHDL simulator
The VHDL-code which is used for VLSI-implementation
and the FPGA-based emulator can be used for simulation,
too. The control-signals for data sinks have to be derived
from the NoC-description.
For the evaluation of this analysis technique the simulation
software ModelSim (Mentor Graphics, 2007) was used.
6 Experimental results
Several experiments have been performed to determine the
simulation speed and the simulation accuracy of the pre-
sented analysis techniques. Exemplarily the following NoC-
speciﬁc parameters were chosen:
– Mesh-topology,
– static XY-routing,
– 16-bit data word length,
– circuit switching and
– no error protection.
The NoC-Parameter NoC-size, i.e. the number of functional
units attached to the NoC, was varied.
Furthermore, trafﬁc-patterns with synthetic random data
trafﬁc were used. The trafﬁc parameters
– requested load and
– data block size
were varied during these experiments. The experiments
were executed on a PC using a Pentium Core Duo Proces-
sor (3GHz) and 1GB DDR RAM. The FPGA-based emula-
tor was implemented on an Altera Stratix II FPGA (EP2S60,
Altera Corporation, 2007).
6.1 Accuracy
The performance of NoC can be determined using different
measures. In this case we used the average latency of the
data transmitted over the NoC. The relative error of this mea-
surewasbelowtwopercentforallanalysistechniquesbutthe
static analysis technique. Using static performance analysis,
an accurate performance analysis can only be performed for
trafﬁc-patterns with a low usage of the NoC.
The results produced by the FPGA-based emulator have
been taken as reference values, as the VHDL-code of the
NoC-emulator is identical to the code used for the VLSI-
implementation. Moreover, the high simulation speed en-
ables experiments with huge amounts of data.
6.2 Simulation speed
To analyze the performance of trafﬁc-patterns on NoC most
of theanalysis techniques need some preparation, which con-
sumes a certain lead time. This preparation has do be per-
formed once for each NoC, e.g. the VHDL-Code used in a
VHDL-simulator has to be compiled and the FPGA-based
emulator has to be synthesized.
In the case of CPN modeling, at least with the software
tool employed here, a syntax check of the complete model
has to be performed before simulation. In case of a ﬁve
by ﬁve NoC this takes approximately 10min. This syntax
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Table 1. Lead time for different analysis techniques using
a 5×5NoC with 16Bit data word length and 1GBit data.
Lead time
Static Analysis –
VHDL simulation
(compilation of the VHDL-code) <1min
SystemC simulation <1s
CPN simulation (syntax check) <10min
FPGA-based emulation
(synthesis of NoC-emulator) <1h
check is needed only after any major modiﬁcation (like e.g.
changing the topology of the NoC). The duration of this syn-
tax check increases with NoC size and complexity. Small
changes in the experimental scenario, such as longer mes-
sages or redistribution of trafﬁc load amongst the different
data sources, only require a partial syntax check, which is
done in less than one minute.
The other techniques presented have no or a negligible
lead time. In Table 1 lead times for different analysis tech-
niques using NoC with 25 functional units and 16-bit data
word length are compared.
The simulation speed in this work is measured in data
words transferred over the NoC per second. Other metrics
such as clock-cycles per second have been analyzed as well,
which lead to similar results.
As no simulation is conducted for the static performance
analysis, this technique is not regarded in the following sec-
tion.
Simulation speed is affected by NoC-speciﬁc parameters
as well as trafﬁc patterns. The impact of each parameter
is different for each analysis technique. As an example of
NoC-speciﬁc parameter dependency the results of experi-
ments varying NoC-size in a range from 2×2 to 6×6 (4 to
36 functional units) are shown in Fig. 2.
The number of FUs has a negligible impact on the simu-
lation speed of the emulator due to the inherent parallelism
of the FPGA. The simulation speed of the other techniques
decreases with increasing number of FUs because the com-
plexity of the NoC to be simulated increases. This effect is
small for the SystemC-based simulator and stronger for the
VHDL-simulator and the simulator using CPNs.
Furthermore the speed of both the FPGA-based emulator
andtheCPN-simulatordependlinearlyofthedatablocksize.
This dependency of the emulator is based on the fact that
most of the time is spent generating trafﬁc requests and eval-
uating received data trafﬁc. As with an increased data block
size the number of data blocks is reduced, simulation speed
improves.
Due to the event-driven nature of the CPN-simulator its
speed increases depending on the data block size. Increasing
data word size reduces the number of events per transmitted
Fig. 2. Simulation speed of NoC using different NoC-sizes at 50%
requested load and a data block size of 100 data words.
data word and thus increases the simulation speed. The other
techniques are not affected by the parameter data word size.
AlltheseexperimentsshowthatusinganFPGA-basedem-
ulator is at least one order of magnitude faster than the simu-
lation using CPNs or the SystemC-based simulation which
in turn are about one order of magnitude faster than the
VHDL-simulation. CPN-based and SystemC-based simula-
tions yield a comparable simulation speed. Depending on
system-speciﬁc parameters (e.g. data block size) one or the
other technique has its advantages.
7 Evaluation of performance analysis techniques
7.1 Static performance analysis
The advantages of a static timing analysis are short analy-
sis times and good monitoring options, e.g. the utilization
of a single link. As no dynamic effects can be considered,
the accuracy of this technique is reduced if utilization of the
NoC increases. Certain NoC-parameters like adaptive rout-
ing techniques are difﬁcult to include into this analysis tech-
nique.
Due to the very short analysis time this technique can
be advantageously used in early design stages, where vari-
ous NoC-parameter settings (e.g. topology, data word length,
clock frequency) can be compared to optimize the mapping
of a task-graph onto the NoC. The reduced accuracy is neg-
ligible in this early design stage.
7.2 VHDL-simulator
The VHDL-simulation performs a cycle accurate simula-
tion of the VHDL-code, which is used during the VLSI-
implementation of the NoC. As every signal can be moni-
tored an optimal tracing of the NoC is possible. Because the
simulation speed of the VHDL-simulation is very slow com-
pared to the other analysis techniques it is not applicable for
huge NoC and extensive performance analysis.
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Fig. 3. Simulation speed for a NoC with 25NI and varied data block
size.
The VHDL-simulation is applied during the implementa-
tion of new NoC-components for the NoC-library. It is used
for verifying the correct operation and for debugging pur-
poses.
7.3 Simulator using Colored Petri-Nets
The model used for CPN/based simulation of a NoC in con-
trast to the other methods presented does not include mod-
eling of the complete data transmission. Instead only the
necessary control sequences are modeled as actual data is
not relevant for network performance. The result of this
approach is shown in Fig. 3: The less control overhead is
needed for the transmission of a given amount of data the
fasterCPN-basedsimulationis. Furthermore, theCPN-based
NoC model is very abstract and only includes parameters in-
ﬂuencing network performance. Due to this small number
of required parameters CPN modeling is well suited for per-
formance analysis in early stages of the design ﬂow. Since
transition throughput and occupation of places in the CPN
are easily accessible, all relevant data can be gained without
major modiﬁcation of the model.
This method of dynamic performance analysis allows
identiﬁcation of hotspots as well as characterization of NoC
performance with parameters like average latency and load.
Due to the interdependence of simulation speed and message
size CPN based simulation is especially well suited to evalu-
ation of trafﬁc scenarios with large message sizes.
7.4 SystemC-based NoC-simulator
Using a cycle accurate SystemC-based simulator has advan-
tages in performance analysis of NoC as no lead time is
required, dynamic effects are considered while obtaining a
quitehighsimulationspeed. Otheradvantagesaregoodmon-
itoring options and the theoretical unrestricted NoC-size.
The disadvantages of this analysis technique are the
increased modeling effort, as each NoC-component has
to be modeled for simulation (SystemC) and VLSI-
implementation (e.g. VHDL). Another important disadvan-
Table 2. Qualitative comparison of performance analysis
techniques.
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simulation speed + + – – + + + +
lead time + + o + + – – –
consideration of
dynamic effects – – + + + + + + + +
monitoring options + + + + + + –
simulation-accuracy – – + + o o + +
arbitrary NoC size + + o + + – – – –
modeling effort + + o + – o
tage is the fact that simulations with huge, real world data
amounts last very long time and are therefore impractical.
This analysis technique should be applied in the design-
stage “Dynamic performance analysis” of the NoC-design
ﬂow, using trafﬁc-patterns with small to medium data
amounts. Bottlenecks can be identiﬁed during this simula-
tion, too.
7.5 FPGA-based NoC-emulator
The fastest simulation speed is achieved by FPGA-based
NoC-emulation. It is about an order of magnitude faster
than the simulation speed of simulations featuring CPNs and
SystemC-based simulations. Additionally, the same source-
code used for VLSI-implementation is used during the emu-
lation, too. Hence, dynamic effects are perfectly considered
at cycle-accuracy. The emulations speed of the emulator is
aboutamagnitudeslowerthanaNoCimplementedonaSoC.
As the synthesis of the NoC-emulator results in a high lead
time an application in early design-stages where many NoC-
parameter settings have to be compared is not advisable. The
size of NoC is limited due to the capacity of the available
FPGAs.
Monitoring options in FPGA-based emulators are limited.
Theresultsofperformanceanalysisaregeneralmeasureslike
average or maximal latency of transmitted data.
The high simulation speed enables a ﬁnal functional ver-
iﬁcation of the NoC and a performance analysis using real
world data amounts and different trafﬁc-patterns. The appro-
priate state where the NoC-emulator should be used in the
design-ﬂow is the dynamic performance analysis, too.
All the features for the different analysis techniques are
summarized in Table 2.
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8 Conclusions
In this work different performance analysis techniques for a
generic and modular NoC architecture were presented, quan-
titatively evaluated and compared. For this evaluation trafﬁc-
patterns with real world data amounts for NoC featuring up
to 36 functional units have been used. The comparison of the
different modeling methods discussed shows signiﬁcant dif-
ferences in precision, simulation speed, lead time and mod-
eling/analysis effort.
Based on these results the analysis techniques were evalu-
ated and assigned to the appropriate design stage: in an early
designstageastaticperformanceanalysisisused, asitisvery
fast at the cost of reduced accuracy. In the succeeding design
stages other analysis techniques (SystemC-based simulation,
Colored Petri-Nets (CPN) based simulation or FPGA-based
emulation) are used. Which analysis technique is best suited
in each case depends on the chosen NoC-parameters and pa-
rameters describing the applied trafﬁc-patterns. For example,
the SystemC-based simulation and the simulator using CPNs
are applicable for small to medium data amounts, whereas
the FPGA-based emulator can be advantageously used for
real world data amounts.
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